πŸ”²FreeChipStore

FreeChipStore

15 interactive chip design simulations. Free forever.

15 Simulations
⚑
Pipeline Processor
5-stage instruction pipeline with hazard detection. Data forwarding, stalls, branch flush visualized. CPI comparison.
Open β†’
πŸ”¬
Wafer/Die Viewer
Zoom from 300mm silicon wafer β†’ die β†’ standard cells β†’ transistor cross-section. Yield simulation. Electron microscope feel.
Open β†’
architecture
CPU Builder
Working 8-bit CPU β€” write assembly, watch fetch/decode/execute with animated data flow. 3 programs
Open β†’
πŸ€–
Waveform Analyzer
Neural net trained in-browser classifies digital signals
Open β†’
πŸ€–
AI Circuit Classifier
CLIP model identifies hand-drawn circuit components. Draw or pick presets β€” AI classifies AND/OR/resistor/capacitor/op-amp.
Open β†’
πŸ”’
Binary Calculator
Binary/hex/decimal converter with gate-level visualization. Ripple carry adder, shift-and-add multiplier, IEEE 754 floats.
Open β†’
πŸ”²
Logic Gates
AND, OR, NOT, NAND, XOR, XNOR, NOR β€” click inputs to toggle, see truth tables, watch signals propagate through gates.
Open β†’
βž•
ALU Simulator
8-bit ALU β€” click individual bits, choose ADD/SUB/AND/OR/XOR/NOT/SHL/SHR. See binary math + CPU flags (Z/N/C/V).
Open β†’
⏱️
Flip-Flops & Counters
SR Latch, D Flip-Flop, JK Flip-Flop, 4-bit Counter. Clock pulse, timing diagram, sequential logic explained.
Open β†’
πŸ”§
Circuit Diagram Tool
Draw circuits with wire/resistor/capacitor/op-amp tools. Auto-analyze: detect nodes, generate SPICE netlist.
Open β†’
πŸ’Ύ
Cache Simulator
L1/L2 cache sim. Direct-mapped, set-associative. LRU/FIFO. Hit rate tracking.
Open β†’
πŸ”„
FSM Builder
Visual state machine editor. Add states, transitions. Simulate. Generate Verilog.
Open β†’
βœ–οΈ
Binary Multiplier
Shift-and-add multiplication visualized. Step through partial products bit by bit.
Open β†’
πŸ—ΊοΈ
Karnaugh Map
2/3/4 variable K-maps. Click cells, auto-group, minimize Boolean expression.
Open β†’
πŸ“Š
Memory Hierarchy
Registers β†’ L1 β†’ L2 β†’ L3 β†’ RAM β†’ Disk. Access latency animation. Miss penalty calc.
Open β†’